

## Description

The μPD424440/L and μPD42S4440/L are fast-page dynamic RAMs organized as 1,048,576 words by 4 bits and designed to operate from a single power supply. The four  $\overline{\text{CAS}}$  controls,  $\overline{\text{CAS}}_1 - \overline{\text{CAS}}_4$ , are paired with I/O<sub>1</sub> - I/O<sub>4</sub>.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

μPD	Options
424440	+5 V
424440L	+3.3 V
42S4440	+5 V; self-refresh mode
42S4440L	+3.3 V; self-refresh mode

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O<sub>1-4</sub> pins are controlled by  $\overline{\text{CAS}}_{1-4}$  independent of RAS. After a valid read or read-modify-write cycle, data is held on the output by maintaining  $\overline{\text{CAS}}$  low. The output returns to high impedance when  $\overline{\text{CAS}}$  goes high. Fast-page read and write cycles can be executed by cycling  $\overline{\text{CAS}}$ .

Refreshing may be accomplished by a  $\overline{\text{CAS}}$  before RAS refresh cycle (CBR) that internally generates the refresh address. RAS-only refresh cycles will also refresh all memory locations.

The self-refresh mode is entered by holding  $\overline{\text{RAS}}$  low for longer than 100 μs during a CBR cycle. Detection of this long  $\overline{\text{RAS}}$  time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.


## Features

- 1,048,576 by 4-bit organization
- Single power supply (+5-volt or +3.3-volt)
- Self-refresh option (slow internal automatic refresh)
- Fast-page option

- Low power dissipation
- Four I/O and  $\overline{\text{CAS}}$  pairs
- $\overline{\text{CAS}}$  before RAS refreshing
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- 26/24-pin (350-mil) plastic SOJ package

## Pin Configuration

### 26/24-Pin Plastic SOJ



## Pin Identification

Name	Function
A <sub>0</sub> - A <sub>8</sub>	Address inputs
I/O <sub>1</sub> - I/O <sub>4</sub>	Data inputs and outputs
$\overline{\text{CAS}}_1 - \overline{\text{CAS}}_4$	Column address strobes
$\overline{\text{OE}}$	Output enable
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{WE}}$	Write enable
GND	Ground
V <sub>CC</sub>	+5-volt or +3.3-volt power supply
NC	No connection

## $\mu$ PD424440/L, 42S4440/L


### Ordering Information, Standard Devices

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	Power Supply	CAS Access Time (max)	Package
$\mu$ PD424440LE-60	60 ns	40 ns	+5 V	20 ns	26/24-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
$\mu$ PD424440LLE-60	60 ns	40 ns	+3.3 V		
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			

### Ordering Information, Self-Refresh Devices

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	Power Supply	CAS Access Time (max)	Package
$\mu$ PD42S4440LE-60	60 ns	40 ns	+5 V	20 ns	26/24-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
$\mu$ PD42S4440LLE-A60	60 ns	40 ns	+3.3 V		
LE-A70	70 ns	45 ns			
LE-A80	80 ns	50 ns			

### Block Diagram



### Absolute Maximum Ratings

Voltage on any pin relative to GND	
+ 5-volt devices	-1.0 to +7.0 V
+ 3.3-volt devices	-0.5 to +4.6 V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Short-circuit output current, $I_{OS}$	
+ 5-volt devices	50 mA
+ 3.3-volt devices	20 mA
Power dissipation, $P_D$	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

### Capacitance

$T_A = 25^\circ\text{C}$ ;  $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	$C_{I1}$	5	pF	Addresses
	$C_{I2}$	7	pF	CAS <sub>1</sub> - CAS <sub>4</sub> , WE, OE, RAS
Input/output capacitance	$C_O$	7	pF	I/O <sub>1</sub> - I/O <sub>4</sub>

### Recommended Operating Conditions

Parameter	Symbol	+ 5-Volt Devices			+ 3.3-Volt Devices			Unit
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	$V_{IH}$	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	$V_{IL}$	-1.0		0.8	-0.5		0.8	V
Supply voltage	$V_{CC}$	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	$T_A$	0		+70	0		+70	°C

### Self-Refresh Current

$T_A = 0$  to +70°C;  $V_{CC} = +5\text{ V} \pm 10\%$  (42S4440) or +3.3 V  $\pm 0.3\text{ V}$  (42S4440L)

Symbol	42S4440	42S4440L	Conditions
$I_{CC7}$	300 $\mu\text{A}$ max	100 $\mu\text{A}$ max	I/O pins: $V_{IH} \geq V_{CC} - 0.2\text{ V}$ ; $V_{IL} \leq 0.2\text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2\text{ V}$ ; $V_{IL} \leq 0.2\text{ V}$ or open. $t_{RAS} \geq 100\ \mu\text{s}$

5h

### DC Characteristics; +5-Volt Devices

$T_A = 0$  to +70°C;  $V_{CC} = +5.0\text{ V} \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	$I_{CC2}$			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH}(\text{min})$ ; $I_O = 0\text{ mA}$
				300	$\mu\text{A}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ ; $I_O = 0\text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	$\mu\text{A}$	$V_{IN} = 0\text{ V}$ to $V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	$\mu\text{A}$	$D_{OUT}$ disabled; $V_{OUT} = 0\text{ V}$ to $V_{CC}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 4.2\text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -5\text{ mA}$

**DC Characteristics; +3.3-Volt Devices**

T<sub>A</sub> = 0 to +70°C; V<sub>CC</sub> = +3.3 V ±0.3 V

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I <sub>CC2</sub>			500	μA	RAS = CAS ≥ V <sub>IH</sub> (min); I <sub>O</sub> = 0 mA
				100	μA	RAS = CAS ≥ V <sub>CC</sub> - 0.2 V; I <sub>O</sub> = 0 mA
Input leakage current	I <sub>I(L)</sub>	-5		5	μA	V <sub>IN</sub> = 0 V to V <sub>CC</sub> ; all other pins not under test = 0 V
Output leakage current	I <sub>O(L)</sub>	-5		5	μA	D <sub>OUT</sub> disabled; V <sub>OUT</sub> = 0 V to V <sub>CC</sub>
Output voltage, low	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 2.0 mA
Output voltage, high	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -2.0 mA

**AC Characteristics**

T<sub>A</sub> = 0 to +70°C

V<sub>CC</sub> = +5.0 V ±10% or +3.3 V ±0.3 V

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	I <sub>CC1</sub> (+5)		90		80		70	mA	RAS, CAS cycling; t <sub>RC</sub> = t <sub>RC</sub> min (Note 3)
	I <sub>CC1</sub> (+3.3)		80		70		60		
Operating current, RAS-only refresh cycle, average	I <sub>CC3</sub> (+5)		90		80		70	mA	RAS cycling; CAS ≥ V <sub>IH</sub> min; t <sub>RC</sub> = t <sub>RC</sub> min (Note 3)
	I <sub>CC3</sub> (+3.3)		80		70		60		
Operating current, fast-page cycle, average	I <sub>CC4</sub> (+5)		80		70		60	mA	RAS ≤ V <sub>IL</sub> ; CAS cycling; t <sub>PC</sub> = t <sub>PC</sub> min (Note 3)
	I <sub>CC4</sub> (+3.3)		70		60		50		
Operating current, CAS before RAS refresh cycle, average	I <sub>CC5</sub> (+5)		90		80		70	mA	RAS cycling; CAS ≤ V <sub>IL</sub> max; t <sub>RC</sub> = t <sub>RC</sub> min (Note 3)
	I <sub>CC5</sub> (+3.3)		80		70		60		
Access time from column address	t <sub>AA</sub>		30		35		40	ns	(Notes 4, 5, 7)
Access time from CAS precharge (rising edge)	t <sub>ACP</sub>		35		40		45	ns	(Notes 4, 5, 7)
Column address setup time	t <sub>ASC</sub>	0		0		0		ns	
Row address setup time	t <sub>ASR</sub>	0		0		0		ns	
Column address to WE delay time	t <sub>AWD</sub>	50		55		65		ns	
Access time from CAS (falling edge)	t <sub>CAC</sub>		15		20		20	ns	(Notes 4, 5, 7)
Column address hold time	t <sub>CAH</sub>	15		15		15		ns	
Delay time, column address to CAS high	t <sub>CAL</sub>	30		35		40		ns	
CAS pulse width	t <sub>CAS</sub>	15	10,000	20	10,000	20	10,000	ns	
CAS hold time for CAS before RAS refreshing	t <sub>CHR</sub>	15		15		15		ns	
CAS hold time (CBR self-refresh mode)	t <sub>CHS</sub>	-35		-40		-50		ns	Self-refresh devices
Hold time, CAS low to CAS high	t <sub>CLCH</sub>	5		5		5		ns	
CAS to output in low-Z	t <sub>CLZ</sub>	0		0		0		ns	
Fast-page CAS precharge time	t <sub>CP</sub>	10		10		12		ns	
CAS precharge time	t <sub>CPN</sub>	10		10		10		ns	

### AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Fast-page $\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	$t_{\text{CPWD}}$	55		60		75		ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{\text{CRP}}$	10		10		10		ns	
$\overline{\text{CAS}}$ hold time	$t_{\text{CSH}}$	60		70		80		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	$t_{\text{CSR}}$	5		5		5		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{CWD}}$	40		40		45		ns	
Write command referenced to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15		15		15		ns	
Data-in hold time	$t_{\text{DH}}$	15		15		15		ns	
Data-in setup time	$t_{\text{DS}}$	0		0		0		ns	
Masked write hold time referenced to $\overline{\text{RAS}}$	$t_{\text{MRH}}$	0		0		0		ns	
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$		20		20		20	ns	(Notes 4, 5, 7)
$\overline{\text{OE}}$ data delay time	$t_{\text{OED}}$	15		15		15		ns	
$\overline{\text{OE}}$ command hold time	$t_{\text{OEH}}$	0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	$t_{\text{OES}}$	0		0		0		ns	
Output turnoff delay from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	15	0	15	0	15	ns	(Note 8)
Output disable from $\overline{\text{CAS}}$ high	$t_{\text{OFF}}$	0	15	0	15	0	20	ns	(Note 8)
$\overline{\text{OE}}$ to output in low-Z	$t_{\text{OLZ}}$	0		0		0		ns	(Note 5)
Fast-page read or write cycle time	$t_{\text{PC}}$	40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time with extended data output	$t_{\text{PRWC}}$	85		90		100		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$		60		70		80	ns	(Notes 4, 5, 7)
$\overline{\text{RAS}}$ to column address delay time	$t_{\text{RAD}}$	15	30	15	35	15	40	ns	(Note 7)
Row address hold time	$t_{\text{RAH}}$	10		10		10		ns	
Column address lead time referenced to $\overline{\text{RAS}}$ (rising edge)	$t_{\text{RAL}}$	30		35		40		ns	
$\overline{\text{RAS}}$ pulse width	$t_{\text{RAS}}$	60	10,000	70	10,000	80	10,000	ns	
Fast-page $\overline{\text{RAS}}$ pulse width	$t_{\text{RASp}}$	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{RAS}}$ pulse width (CBR self-refresh mode)	$t_{\text{RASS}}$	100		100		100		μs	Self-refresh devices
Random read or write cycle time	$t_{\text{RC}}$	120		130		150		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{\text{RCD}}$	20	40	20	50	20	60	ns	(Note 7)
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0		0		0		ns	
Read command setup time	$t_{\text{RCS}}$	0		0		0		ns	
Refresh period	$t_{\text{REF}}$		16		16		16	ms	Addresses $A_0 - A_8$
			128		128		128	ms	Self-refresh devices

5h

AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{CAS}}$ precharge	$t_{\text{RHCP}}$	35		40		45		ns	
$\overline{\text{RAS}}$ precharge time	$t_{\text{RP}}$	50		50		60		ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	0		0		0		ns	
$\overline{\text{RAS}}$ precharge time (CBR self-refresh mode)	$t_{\text{RPS}}$	120		130		150		ns	Self-refresh devices
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0		0		0		ns	
$\overline{\text{RAS}}$ hold time	$t_{\text{RSH}}$	15		20		25		ns	
Read-modify-write cycle time	$t_{\text{RWC}}$	165		175		200		ns	(Note 6)
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	$t_{\text{RWD}}$	80		90		105		ns	
Write command referenced to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20		20		20		ns	
Rise and fall times	$t_{\text{T}}$	3	50	3	50	3	50	ns	
Write command hold time	$t_{\text{WCH}}$	15		15		15		ns	
Write command setup time	$t_{\text{WCS}}$	0		0		0		ns	
Write command pulse width	$t_{\text{Wp}}$	15		15		15		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight  $\overline{\text{RAS}}$  cycles, before proper device operation is achieved.
- (3)  $I_{\text{CC1}}$ ,  $I_{\text{CC3}}$ ,  $I_{\text{CC4}}$ , and  $I_{\text{CC5}}$  depend on output loading and cycle rates. Specified values are obtained with the output open.  $I_{\text{CC3}}$  is measured assuming that all column address inputs are held at either a high level or a low level during  $\overline{\text{RAS}}$ -only refresh cycles.  $I_{\text{CC4}}$  is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (4) Ac measurements assume  $t_{\text{T}} = 5$  ns.
- (5)  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ( $T_{\text{A}} = 0$  to  $+70^{\circ}\text{C}$ ) is assured.
- (7) If  $t_{\text{PCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ , access time is defined by  $t_{\text{RAC}}(\text{max})$ . If  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ , access time is defined by  $t_{\text{CAC}}(\text{max})$ ; if  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$  access time is defined by  $t_{\text{AA}}(\text{max})$ .
- (8)  $t_{\text{OFF}}(\text{max})$  defines the time at which the outputs become open-circuit and are not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .
- (9) Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
- (10) Parameter  $t_{\text{Wp}}$  is applicable for late-write or read-modify-write cycles. In early-write cycles,  $t_{\text{WCH}}(\text{min})$  should be satisfied.
- (11) These parameters are referenced to the leading edge of one of the  $\overline{\text{CAS}}$  signals in early write cycles and to the leading edge of  $\overline{\text{WE}}$  in late write or read-modify-write cycles.
- (12) These parameters are the conditions defining read-modify-write cycles.
- (13) Load = 2 TTI (-1 mA, +4 mA) loads and 100 pF. For 3.3-volt devices,  $V_{\text{OH}} = 2.0$  V and  $V_{\text{OL}} = 0.8$  V (ac reference levels).

## Timing Waveforms

### Read Cycle




5h

83FM-8798

5H-7

Timing Waveforms (cont)


**Early Write Cycle**





## Timing Waveforms (cont)


### Late Write Cycle



5h


Timing Waveforms (cont)

Read-Write/Read-Modify-Write Cycle



### Timing Waveforms (cont)

#### Fast-Page Read Cycle




5h

63FM-6782B

5H-11


Timing Waveforms (cont)

Fast-Page Early Write Cycle



## Timing Waveforms (cont)

### Fast-Page Read-Write/Read-Modify-Write Cycle




5h

83FM-67668


Timing Waveforms (cont)

Hidden Refresh Cycle




## Timing Waveforms (cont)

### RAS-Only Refresh Cycle



### CAS Before RAS Refresh Cycle




5h

5H-15

Timing Waveforms (cont)

**CBR Self-Refresh Cycle**



83YL-8608B